{"total":17,"rows":[{"id":"2306.17100","title":"RL4CO: an Extensive Reinforcement Learning for Combinatorial Optimization Benchmark","created":"2023-06-29","cited_by_count":71,"area":null},{"id":"2111.00234","title":"On Joint Learning for Solving Placement and Routing in Chip Design","created":"2021-10-30","cited_by_count":44,"area":null},{"id":"2205.13225","title":"DevFormer: A Symmetric Transformer for Context-Aware Device Placement","created":"2022-05-26","cited_by_count":11,"area":null},{"id":"2107.07044","title":"NVCell: Standard Cell Layout in Advanced Technology Nodes with Reinforcement Learning","created":"2021-07-09","cited_by_count":7,"area":null},{"id":"2211.15068","title":"Learning to design without prior data: Discovering generalizable design strategies using deep learning and tree search","created":"2022-11-28","cited_by_count":5,"area":null},{"id":"2405.16951","title":"Fast ML-driven Analog Circuit Layout using Reinforcement Learning and Steiner Trees","created":"2024-05-27","cited_by_count":5,"area":null},{"id":"2202.13564","title":"Towards Machine Learning for Placement and Routing in Chip Design: a Methodological Overview","created":"2022-02-28","cited_by_count":4,"area":null},{"id":"2208.13885","title":"Reinforcement Learning for Hardware Security: Opportunities, Developments, and Challenges","created":"2022-08-29","cited_by_count":3,"area":null},{"id":"2405.05480","title":"FloorSet -- a VLSI Floorplanning Dataset with Design Constraints of Real-World SoCs","created":"2024-05-09","cited_by_count":3,"area":null},{"id":"2601.19439","title":"OSIRIS: Bridging Analog Circuit Design and Machine Learning with Scalable Dataset Generation","created":"2026-01-27","cited_by_count":3,"area":null},{"id":"2204.09579","title":"A Survey and Perspective on Artificial Intelligence for Security-Aware Electronic Design Automation","created":"2022-04-19","cited_by_count":1,"area":null},{"id":"2110.03939","title":"Ranking Cost: Building An Efficient and Scalable Circuit Routing Planner with Evolution-Based Optimization","created":"2021-10-08","cited_by_count":0,"area":null},{"id":"2210.16314","title":"Hierarchical Automatic Power Plane Generation with Genetic Optimization and Multilayer Perceptron","created":"2022-10-28","cited_by_count":0,"area":null},{"id":"2305.13823","title":"XRoute Environment: A Novel Reinforcement Learning Environment for Routing","created":"2023-05-23","cited_by_count":0,"area":null},{"id":"2607.05915","title":"PCBWorld: A Benchmark Environment for Engine-Grounded PCB Design Automation","created":"2026-07-07","cited_by_count":0,"area":null},{"id":"2608.04434","title":"OmniRouting: A Semantic-Coupled Multimodal Benchmark for Constraint-Aware Spatial Reasoning in PCB Routing","created":"2026-08-05","cited_by_count":0,"area":null},{"id":"2609.39749","title":"Validity-Preserving Hierarchical RL for Joint Routing and Switch Placement in EDA","created":"2026-09-30","cited_by_count":0,"area":null}],"next_cursor":null}