{"total":13,"rows":[{"id":"2211.13382","title":"MaskPlace: Fast Chip Placement via Reinforced Visual Representation Learning","created":"2022-11-24","cited_by_count":43,"area":null},{"id":"2306.16844","title":"Macro Placement by Wire-Mask-Guided Black-Box Optimization","created":"2023-06-29","cited_by_count":23,"area":null},{"id":"2310.06046","title":"LLM for SoC Security: A Paradigm Shift","created":"2023-10-09","cited_by_count":22,"area":null},{"id":"2401.16448","title":"LLM4SecHW: Leveraging Domain Specific Large Language Model for Hardware Debugging","created":"2024-01-28","cited_by_count":18,"area":null},{"id":"2312.03134","title":"A Hardware Evaluation Framework for Large Language Model Inference","created":"2023-12-05","cited_by_count":14,"area":null},{"id":"2503.08923","title":"Enhancing Large Language Models for Hardware Verification: A Novel SystemVerilog Assertion Dataset","created":"2025-03-11","cited_by_count":10,"area":null},{"id":"2411.10053","title":"That Chip Has Sailed: A Critique of Unfounded Skepticism Around AI for Chip Design","created":"2024-11-15","cited_by_count":5,"area":null},{"id":"2107.08695","title":"Deceptive Logic Locking for Hardware Integrity Protection against Machine Learning Attacks","created":"2021-07-19","cited_by_count":3,"area":null},{"id":"2302.05996","title":"Quark: An Integer RISC-V Vector Processor for Sub-Byte Quantized DNN Inference","created":"2023-02-12","cited_by_count":2,"area":null},{"id":"2606.04126","title":"HighTide: An Agent-Curated Open-Source VLSI Benchmark Suite","created":"2026-06-02","cited_by_count":2,"area":null},{"id":"2107.01915","title":"Logic Locking at the Frontiers of Machine Learning: A Survey on Developments and Opportunities","created":"2021-07-05","cited_by_count":1,"area":null},{"id":"2506.06817","title":"ASPO: Constraint-Aware Bayesian Optimization for FPGA-based Soft Processors","created":"2025-06-07","cited_by_count":0,"area":null},{"id":"2605.12217","title":"Heterogeneous SoC Integrating an Open-Source Recurrent SNN Accelerator for Neuromorphic Edge Computing on FPGA","created":"2026-05-12","cited_by_count":0,"area":null}],"next_cursor":null}