{"total":28,"rows":[{"id":"2411.04732","title":"Convolutional Differentiable Logic Gate Networks","created":"2024-11-07","cited_by_count":37,"area":null},{"id":"2309.02334","title":"PolyLUT: Learning Piecewise Polynomials for Ultra-Low Latency FPGA LUT-based Inference","created":"2023-09-05","cited_by_count":30,"area":null},{"id":"2403.00849","title":"NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions","created":"2024-02-29","cited_by_count":21,"area":null},{"id":"2504.00592","title":"NeuraLUT-Assemble: Hardware-aware Assembling of Sub-Neural Networks for Efficient LUT Inference","created":"2025-04-01","cited_by_count":14,"area":null},{"id":"2406.04910","title":"PolyLUT-Add: FPGA-based LUT Inference with Wide Inputs","created":"2024-06-07","cited_by_count":12,"area":null},{"id":"2102.04270","title":"Enabling Binary Neural Network Training on the Edge","created":"2021-02-08","cited_by_count":11,"area":null},{"id":"2101.10488","title":"Reverse Derivative Ascent: A Categorical Approach to Learning Boolean Circuits","created":"2021-01-26","cited_by_count":10,"area":null},{"id":"2501.08043","title":"PolyLUT: Ultra-low Latency Polynomial Inference with Hardware-Aware Structured Pruning","created":"2025-01-14","cited_by_count":8,"area":null},{"id":"2308.05170","title":"FPGA Resource-aware Structured Pruning for Real-Time Neural Networks","created":"2023-08-09","cited_by_count":7,"area":null},{"id":"2511.12340","title":"LILogic Net: Compact Logic Gate Networks with Learnable Connectivity for Efficient Hardware Deployment","created":"2025-11-15","cited_by_count":6,"area":null},{"id":"2507.06173","title":"A Method for Optimizing Connections in Differentiable Logic Gate Networks","created":"2025-07-08","cited_by_count":5,"area":null},{"id":"2104.05421","title":"NullaNet Tiny: Ultra-low-latency DNN Inference Through Fixed-function Combinational Logic","created":"2021-04-07","cited_by_count":4,"area":null},{"id":"2208.08609","title":"A Scalable, Interpretable, Verifiable & Differentiable Logic Gate Convolutional Neural Network Architecture From Truth Tables","created":"2022-08-18","cited_by_count":4,"area":null},{"id":"2112.02346","title":"Logic Shrinkage: Learned FPGA Netlist Sparsity for Efficient Neural Network Inference","created":"2021-12-04","cited_by_count":3,"area":null},{"id":"2411.11852","title":"LUTMUL: Exceed Conventional FPGA Roofline Limit by LUT-based Efficient Multiplication for Neural Network Inference","created":"2024-11-01","cited_by_count":2,"area":null},{"id":"2506.03938","title":"FPGA-Enabled Machine Learning Applications in Earth Observation: A Systematic Review","created":"2025-06-04","cited_by_count":2,"area":null},{"id":"2510.15926","title":"TeLLMe v2: An Efficient End-to-End Ternary LLM Prefill and Decode Accelerator with Table-Lookup Matmul on Edge FPGAs","created":"2025-10-03","cited_by_count":2,"area":null},{"id":"2401.10689","title":"A Lightweight Multi-Attack CAN Intrusion Detection System on Hybrid FPGAs","created":"2024-01-19","cited_by_count":1,"area":null},{"id":"2502.07823","title":"Runtime Tunable Tsetlin Machines for Edge Inference on eFPGAs","created":"2025-02-10","cited_by_count":1,"area":null},{"id":"2508.17069","title":"Optimizing Neural Networks with Learnable Non-Linear Activation Functions via Lookup-Based FPGA Acceleration","created":"2025-08-23","cited_by_count":1,"area":null},{"id":"2601.11433","title":"Inter-patient ECG Arrhythmia Classification with LGNs and LUTNs","created":"2026-01-16","cited_by_count":1,"area":null},{"id":"2601.19940","title":"Continuous-Flow Data-Rate-Aware CNN Inference on FPGA","created":"2026-01-16","cited_by_count":1,"area":null},{"id":"2602.05830","title":"Learning Compact Boolean Networks","created":"2026-02-05","cited_by_count":1,"area":null},{"id":"2401.12234","title":"A Lightweight FPGA-based IDS-ECU Architecture for Automotive CAN","created":"2024-01-19","cited_by_count":0,"area":null},{"id":"2511.05479","title":"Quantization Effects of Artificial Neural Networks for Embedded Edge-Computing Applications","created":"2025-11-07","cited_by_count":0,"area":null},{"id":"2603.08726","title":"Data-Rate-Aware High-Speed CNN Inference on FPGAs","created":"2026-02-18","cited_by_count":0,"area":null},{"id":"2608.20497","title":"Bern2Edge: A Neurosymbolic Compiler for Edge Deployment via Bernstein Polynomial Networks","created":"2026-08-20","cited_by_count":0,"area":null},{"id":"2609.32854","title":"Logic Gate Networks and Lookup Table Networks as Lightweight Hardware Classifiers for Inter-patient ECG Arrhythmia Classification","created":"2026-09-26","cited_by_count":0,"area":null}],"next_cursor":null}