{"total":38,"rows":[{"id":"2101.09336","title":"A Comprehensive Survey on Hardware-Aware Neural Architecture Search","created":"2021-01-22","cited_by_count":61,"area":null},{"id":"2205.14550","title":"Machine Learning for Microcontroller-Class Hardware: A Review","created":"2022-05-29","cited_by_count":28,"area":null},{"id":"2110.10030","title":"Accelerating Framework of Transformer by Hardware Design and Model Compression Co-Optimization","created":"2021-10-19","cited_by_count":27,"area":null},{"id":"2106.03796","title":"Enabling On-Device Self-Supervised Contrastive Learning With Selective Data Contrast","created":"2021-06-07","cited_by_count":21,"area":null},{"id":"2202.11317","title":"The Larger The Fairer? Small Neural Networks Can Achieve Fairness for Edge Devices","created":"2022-02-23","cited_by_count":21,"area":null},{"id":"2107.06871","title":"Uncertainty Modeling of Emerging Device-based Computing-in-Memory Neural Accelerators with Application to Neural Architecture Search","created":"2021-07-06","cited_by_count":17,"area":null},{"id":"2104.12766","title":"HAO: Hardware-aware neural Architecture Optimization for Efficient Inference","created":"2021-04-26","cited_by_count":16,"area":null},{"id":"2103.15750","title":"Enabling Design Methodologies and Future Trends for Edge AI: Specialization and Co-design","created":"2021-03-25","cited_by_count":13,"area":null},{"id":"2109.03430","title":"Can Noise on Qubits Be Learned in Quantum Neural Network? A Case Study on QuantumFlow","created":"2021-09-08","cited_by_count":13,"area":null},{"id":"2207.01578","title":"Quantum Neural Network Compression","created":"2022-07-04","cited_by_count":12,"area":null},{"id":"2109.03806","title":"Exploration of Quantum Neural Architecture by Mixing Quantum Neuron Designs","created":"2021-09-08","cited_by_count":11,"area":null},{"id":"2306.06923","title":"On the Viability of using LLMs for SW/HW Co-Design: An Example in Designing CiM DNN Accelerators","created":"2023-06-12","cited_by_count":11,"area":null},{"id":"2303.12753","title":"On-Device Unsupervised Image Segmentation","created":"2023-02-24","cited_by_count":10,"area":null},{"id":"2305.10459","title":"AnalogNAS: A Neural Network Design Framework for Accurate Inference with Analog In-Memory Computing","created":"2023-05-17","cited_by_count":10,"area":null},{"id":"2102.06336","title":"Dancing along Battery: Enabling Transformer with Run-time Reconfigurability on Mobile Devices","created":"2021-02-12","cited_by_count":9,"area":null},{"id":"2109.05691","title":"RADARS: Memory Efficient Reinforcement Learning Aided Differentiable Neural Architecture Search","created":"2021-09-13","cited_by_count":8,"area":null},{"id":"2309.15467","title":"Enabling Resource-efficient AIoT System with Cross-level Optimization: A survey","created":"2023-09-27","cited_by_count":8,"area":null},{"id":"2210.05276","title":"RoHNAS: A Neural Architecture Search Framework with Conjoint Optimization for Adversarial Robustness and Hardware Efficiency of Convolutional and Capsule Networks","created":"2022-10-11","cited_by_count":4,"area":null},{"id":"2208.10404","title":"SVD-NAS: Coupling Low-Rank Approximation and Neural Architecture Search","created":"2022-08-22","cited_by_count":3,"area":null},{"id":"2106.09180","title":"RHNAS: Realizable Hardware and Neural Architecture Search","created":"2021-06-17","cited_by_count":2,"area":null},{"id":"2111.12787","title":"Algorithm and Hardware Co-design for Reconfigurable CNN Accelerator","created":"2021-11-24","cited_by_count":2,"area":null},{"id":"2207.09796","title":"EASNet: Searching Elastic and Accurate Network Architecture for Stereo Matching","created":"2022-07-20","cited_by_count":2,"area":null},{"id":"2209.09424","title":"PolyMPCNet: Towards ReLU-free Neural Architecture Search in Two-party Computation Based Private Inference","created":"2022-09-20","cited_by_count":2,"area":null},{"id":"2310.09667","title":"Edge-InversionNet: Enabling Efficient Inference of InversionNet on Edge Devices","created":"2023-10-14","cited_by_count":2,"area":null},{"id":"2109.06909","title":"Hardware-aware Real-time Myocardial Segmentation Quality Control in Contrast Echocardiography","created":"2021-09-14","cited_by_count":1,"area":null},{"id":"2101.01178","title":"Advances in Electron Microscopy with Deep Learning","created":"2021-01-04","cited_by_count":0,"area":null},{"id":"2111.06686","title":"BSC: Block-based Stochastic Computing to Enable Accurate and Efficient TinyML","created":"2021-11-12","cited_by_count":0,"area":null},{"id":"2206.03326","title":"Compilation and Optimizations for Efficient Machine Learning on Embedded Systems","created":"2022-06-06","cited_by_count":0,"area":null},{"id":"2206.07089","title":"A Collaboration Strategy in the Mining Pool for Proof-of-Neural-Architecture Consensus","created":"2022-05-05","cited_by_count":0,"area":null},{"id":"2211.05730","title":"NEON: Enabling Efficient Support for Nonlinear Operations in Resistive RAM-based Neural Network Accelerators","created":"2022-11-10","cited_by_count":0,"area":null},{"id":"2301.09312","title":"Enabling Hard Constraints in Differentiable Neural Network and Accelerator Co-Exploration","created":"2023-01-23","cited_by_count":0,"area":null},{"id":"2402.11780","title":"CiMNet: Towards Joint Optimization for DNN Architecture and Configuration for Compute-In-Memory Hardware","created":"2024-02-19","cited_by_count":0,"area":null},{"id":"2407.14514","title":"Accelerate Intermittent Deep Inference","created":"2024-07-01","cited_by_count":0,"area":null},{"id":"2408.12840","title":"HGNAS: Hardware-Aware Graph Neural Architecture Search for Edge Devices","created":"2024-08-23","cited_by_count":0,"area":null},{"id":"2504.12849","title":"FedX: Adaptive Model Decomposition and Quantization for IoT Federated Learning","created":"2025-04-17","cited_by_count":0,"area":null},{"id":"2505.19995","title":"Optimizing edge AI models on HPC systems with the edge in the loop","created":"2025-05-26","cited_by_count":0,"area":null},{"id":"2605.04103","title":"HERCULES: Hardware-Efficient, Robust, Continual Learning Neural Architecture Search","created":"2026-05-03","cited_by_count":0,"area":null},{"id":"2605.16138","title":"SNAC-Pack 2.0: Scaled-Out Surrogate Neural Architecture Codesign","created":"2026-05-15","cited_by_count":0,"area":null}],"next_cursor":null}