{"total":60,"rows":[{"id":"2303.07470","title":"X-Former: In-Memory Acceleration of Transformers","created":"2023-03-13","cited_by_count":25,"area":null},{"id":"2312.06902","title":"Reducing Energy Bloat in Large Model Training","created":"2023-12-12","cited_by_count":22,"area":null},{"id":"2406.08413","title":"Memory Is All You Need: An Overview of Compute-in-Memory Architectures for Accelerating Large Language Model Inference","created":"2024-06-12","cited_by_count":15,"area":null},{"id":"2112.09245","title":"Automated Deep Learning: Neural Architecture Search Is Not the End","created":"2021-12-16","cited_by_count":13,"area":null},{"id":"2106.09144","title":"FORMS: Fine-grained Polarized ReRAM-based In-situ Computation for Mixed-signal DNN Accelerator","created":"2021-06-16","cited_by_count":12,"area":null},{"id":"2307.09357","title":"Using the IBM Analog In-Memory Hardware Acceleration Kit for Neural Network Training and Inference","created":"2023-07-18","cited_by_count":11,"area":null},{"id":"2102.07511","title":"GradPIM: A Practical Processing-in-DRAM Architecture for Gradient Descent","created":"2021-02-15","cited_by_count":10,"area":null},{"id":"2109.01262","title":"On the Accuracy of Analog Neural Network Inference Accelerators","created":"2021-09-03","cited_by_count":10,"area":null},{"id":"2210.12899","title":"SpikeSim: An end-to-end Compute-in-Memory Hardware Evaluation Tool for Benchmarking Spiking Neural Networks","created":"2022-10-24","cited_by_count":9,"area":null},{"id":"2111.06503","title":"AnalogNets: ML-HW Co-Design of Noise-robust TinyML Models and Always-On Analog Compute-in-Memory Accelerator","created":"2021-11-10","cited_by_count":7,"area":null},{"id":"2201.12480","title":"Interconnect Parasitics and Partitioning in Fully-Analog In-Memory Computing Architectures","created":"2022-01-29","cited_by_count":6,"area":null},{"id":"2105.03215","title":"Bring Your Own Codegen to Deep Learning Compiler","created":"2021-05-03","cited_by_count":5,"area":null},{"id":"2307.03936","title":"Towards Efficient In-memory Computing Hardware for Quantized Neural Networks: State-of-the-art, Open Challenges and Perspectives","created":"2023-07-08","cited_by_count":5,"area":null},{"id":"2204.09918","title":"MRAM-based Analog Sigmoid Function for In-memory Computing","created":"2022-04-21","cited_by_count":4,"area":null},{"id":"2304.09258","title":"Heterogeneous Integration of In-Memory Analog Computing Architectures with Tensor Processing Units","created":"2023-04-18","cited_by_count":4,"area":null},{"id":"2105.04003","title":"Efficiency-driven Hardware Optimization for Adversarially Robust Neural Networks","created":"2021-05-09","cited_by_count":3,"area":null},{"id":"2106.12125","title":"NAX: Co-Designing Neural Network and Hardware Architecture for Memristive Xbar based Computing Systems","created":"2021-06-23","cited_by_count":3,"area":null},{"id":"2401.12428","title":"CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators","created":"2024-01-23","cited_by_count":3,"area":null},{"id":"2404.08811","title":"Reducing the Barriers to Entry for Foundation Model Training","created":"2024-04-12","cited_by_count":3,"area":null},{"id":"2411.01417","title":"BF-IMNA: A Bit Fluid In-Memory Neural Architecture for Neural Network Acceleration","created":"2024-11-03","cited_by_count":3,"area":null},{"id":"2207.07886","title":"An Experimental Evaluation of Machine Learning Training on a Real Processing-in-Memory System","created":"2022-07-16","cited_by_count":2,"area":null},{"id":"2403.13577","title":"HCiM: ADC-Less Hybrid Analog-Digital Compute in Memory Accelerator for Deep Learning Workloads","created":"2024-03-20","cited_by_count":2,"area":null},{"id":"2407.12378","title":"StoX-Net: Stochastic Processing of Partial Sums for Efficient In-Memory Computing DNN Accelerators","created":"2024-07-17","cited_by_count":2,"area":null},{"id":"2501.06780","title":"COMPASS: A Compiler Framework for Resource-Constrained Crossbar-Array Based In-Memory Deep Learning Accelerators","created":"2025-01-12","cited_by_count":2,"area":null},{"id":"2505.08599","title":"MINIMALIST: switched-capacitor circuits for efficient in-memory computation of gated recurrent units","created":"2025-05-13","cited_by_count":2,"area":null},{"id":"2202.02310","title":"EcoFlow: Efficient Convolutional Dataflows for Low-Power Neural Network Accelerators","created":"2022-02-04","cited_by_count":1,"area":null},{"id":"2212.13707","title":"Thermal Heating in ReRAM Crossbar Arrays: Challenges and Solutions","created":"2022-12-28","cited_by_count":1,"area":null},{"id":"2304.01951","title":"TransPimLib: A Library for Efficient Transcendental Functions on Processing-in-Memory Systems","created":"2023-04-03","cited_by_count":1,"area":null},{"id":"2304.09252","title":"IMAC-Sim: A Circuit-level Simulator For In-Memory Analog Computing Architectures","created":"2023-04-18","cited_by_count":1,"area":null},{"id":"2308.06227","title":"Comprehensive Benchmarking of Binary Neural Networks on NVM Crossbar Architectures","created":"2023-08-11","cited_by_count":1,"area":null},{"id":"2312.03146","title":"LRMP: Layer Replication with Mixed Precision for Spatial In-memory DNN Accelerators","created":"2023-12-05","cited_by_count":1,"area":null},{"id":"2312.06532","title":"RACE-IT: A Reconfigurable Analog Computing Engine for In-Memory Transformer Acceleration","created":"2023-11-29","cited_by_count":1,"area":null},{"id":"2312.15896","title":"WWW: What, When, Where to Compute-in-Memory","created":"2023-12-26","cited_by_count":1,"area":null},{"id":"2401.07671","title":"CLSA-CIM: A Cross-Layer Scheduling Approach for Computing-in-Memory Architectures","created":"2024-01-15","cited_by_count":1,"area":null},{"id":"2406.06746","title":"Multi-Objective Neural Architecture Search for In-Memory Computing","created":"2024-06-10","cited_by_count":1,"area":null},{"id":"2409.18553","title":"Efficient Noise Mitigation for Enhancing Inference Accuracy in DNNs on Mixed-Signal Accelerators","created":"2024-09-27","cited_by_count":1,"area":null},{"id":"2412.09010","title":"Harnessing Nonidealities in Analog In-Memory Computing Circuits: A Physical Modeling Approach for Neuromorphic Systems","created":"2024-12-12","cited_by_count":1,"area":null},{"id":"2501.12644","title":"Current Opinions on Memristor-Accelerated Machine Learning Hardware","created":"2025-01-22","cited_by_count":1,"area":null},{"id":"2503.20507","title":"Harmonia: Enhancing Data Placement and Migration in Hybrid Storage Systems via Multi-Agent Reinforcement Learning","created":"2025-03-26","cited_by_count":1,"area":null},{"id":"2505.01107","title":"CIMFlow: An Integrated Framework for Systematic Design and Evaluation of Digital CIM Architectures","created":"2025-05-02","cited_by_count":1,"area":null},{"id":"2509.04506","title":"Memristor-Based Neural Network Accelerators for Space Applications: Enhancing Performance with Temporal Averaging and SIRENs","created":"2025-09-02","cited_by_count":1,"area":null},{"id":"2109.09060","title":"On the Noise Stability and Robustness of Adversarially Trained Networks on NVM Crossbars","created":"2021-09-19","cited_by_count":0,"area":null},{"id":"2111.05002","title":"Phantom: A High-Performance Computational Core for Sparse Convolutional Neural Networks","created":"2021-11-09","cited_by_count":0,"area":null},{"id":"2211.05730","title":"NEON: Enabling Efficient Support for Nonlinear Operations in Resistive RAM-based Neural Network Accelerators","created":"2022-11-10","cited_by_count":0,"area":null},{"id":"2306.16298","title":"ReDy: A Novel ReRAM-centric Dynamic Quantization Approach for Energy-efficient CNN Inference","created":"2023-06-28","cited_by_count":0,"area":null},{"id":"2309.12212","title":"SupeRBNN: Randomized Binary Neural Network Using Adiabatic Superconductor Josephson Devices","created":"2023-09-21","cited_by_count":0,"area":null},{"id":"2311.17815","title":"A Survey on Design Methodologies for Accelerating Deep Learning on Heterogeneous Architectures","created":"2023-11-29","cited_by_count":0,"area":null},{"id":"2403.13082","title":"Pruning for Improved ADC Efficiency in Crossbar-based Analog In-memory Accelerators","created":"2024-03-19","cited_by_count":0,"area":null},{"id":"2408.05857","title":"Comparative Evaluation of Memory Technologies for Synaptic Crossbar Arrays- Part 2: Design Knobs and DNN Accuracy Trends","created":"2024-08-11","cited_by_count":0,"area":null},{"id":"2408.06390","title":"Approximate ADCs for In-Memory Computing","created":"2024-08-11","cited_by_count":0,"area":null},{"id":"2409.14838","title":"MICSim: A Modular Simulator for Mixed-signal Compute-in-Memory based AI Accelerator","created":"2024-09-23","cited_by_count":0,"area":null},{"id":"2411.19114","title":"PREBA: A Hardware/Software Co-Design for Multi-Instance GPU based AI Inference Servers","created":"2024-11-28","cited_by_count":0,"area":null},{"id":"2505.22868","title":"CrossNAS: A Cross-Layer Neural Architecture Search Framework for PIM Systems","created":"2025-05-28","cited_by_count":0,"area":null},{"id":"2506.12210","title":"Machine Intelligence on Wireless Edge Networks","created":"2025-06-13","cited_by_count":0,"area":null},{"id":"2507.06461","title":"Energy-Efficient Supervised Learning with a Binary Stochastic Forward-Forward Algorithm","created":"2025-07-09","cited_by_count":0,"area":null},{"id":"2509.02369","title":"Guidance and Control Neural Network Acceleration using Memristors","created":"2025-09-02","cited_by_count":0,"area":null},{"id":"2602.16075","title":"DARTH-PUM: A Hybrid Processing-Using-Memory Architecture","created":"2026-02-17","cited_by_count":0,"area":null},{"id":"2604.11512","title":"EdgeCIM: A Hardware-Software Co-Design for CIM-Based Acceleration of Small Language Models","created":"2026-04-13","cited_by_count":0,"area":null},{"id":"2607.05242","title":"CanniUplift: A Holistic Framework for Mitigating Seller and Incentive Cannibalization in E-commerce Uplift Modeling","created":"2026-07-06","cited_by_count":0,"area":null},{"id":"2607.17091","title":"ThRIve: Thermally Robust CNN Inference via Low-Rank Adaptation in Heterogeneous PIM Architectures","created":"2026-07-19","cited_by_count":0,"area":null}],"next_cursor":null}