{"total":17,"rows":[{"id":"2102.04906","title":"Dynamic Neural Networks: A Survey","created":"2021-02-09","cited_by_count":408,"area":null},{"id":"2205.13016","title":"BiT: Robustly Binarized Multi-distilled Transformer","created":"2022-05-25","cited_by_count":52,"area":null},{"id":"2106.11309","title":"How Do Adam and Training Strategies Help BNNs Optimization?","created":"2021-06-21","cited_by_count":46,"area":null},{"id":"2104.12766","title":"HAO: Hardware-aware neural Architecture Optimization for Efficient Inference","created":"2021-04-26","cited_by_count":16,"area":null},{"id":"2102.08619","title":"Rethinking Co-design of Neural Architectures and Hardware Accelerators","created":"2021-02-17","cited_by_count":12,"area":null},{"id":"2302.09108","title":"ViTA: A Vision Transformer Inference Accelerator for Edge Applications","created":"2023-02-17","cited_by_count":11,"area":null},{"id":"2301.07247","title":"Tailor: Altering Skip Connections for Resource-Efficient Inference","created":"2023-01-18","cited_by_count":6,"area":null},{"id":"2502.05850","title":"MetaML-Pro: Cross-Stage Design Flow Automation for Efficient Deep Learning Acceleration","created":"2025-02-09","cited_by_count":4,"area":null},{"id":"2306.08746","title":"MetaML: Automating Customizable Cross-Stage Design-Flow for Deep Learning Acceleration","created":"2023-06-14","cited_by_count":3,"area":null},{"id":"2110.10957","title":"Vis-TOP: Visual Transformer Overlay Processor","created":"2021-10-21","cited_by_count":2,"area":null},{"id":"2401.17544","title":"Trainable Fixed-Point Quantization for Deep Learning Acceleration on FPGAs","created":"2024-01-31","cited_by_count":1,"area":null},{"id":"2405.01775","title":"Torch2Chip: An End-to-end Customizable Deep Neural Network Compression and Deployment Toolkit for Prototype Hardware Accelerator Design","created":"2024-05-02","cited_by_count":1,"area":null},{"id":"2206.03326","title":"Compilation and Optimizations for Efficient Machine Learning on Embedded Systems","created":"2022-06-06","cited_by_count":0,"area":null},{"id":"2206.04520","title":"An FPGA-based Solution for Convolution Operation Acceleration","created":"2022-06-09","cited_by_count":0,"area":null},{"id":"2306.13474","title":"Efficient Online Processing with Deep Neural Networks","created":"2023-06-23","cited_by_count":0,"area":null},{"id":"2410.11553","title":"Efficiera Residual Networks: Hardware-Friendly Fully Binary Weight with 2-bit Activation Model Achieves Practical ImageNet Accuracy","created":"2024-10-15","cited_by_count":0,"area":null},{"id":"2508.12609","title":"A Self-Ensemble Inspired Approach for Effective Training of Binary-Weight Spiking Neural Networks","created":"2025-08-18","cited_by_count":0,"area":null}],"next_cursor":null}