{"total":15,"rows":[{"id":"2110.15456","title":"FAST: DNN Training Under Variable Precision Block Floating Point with Stochastic Rounding","created":"2021-10-28","cited_by_count":31,"area":null},{"id":"2107.07983","title":"S2TA: Exploiting Structured Sparsity for Energy-Efficient Mobile CNN Acceleration","created":"2021-07-16","cited_by_count":19,"area":null},{"id":"2112.13896","title":"Two Sparsities Are Better Than One: Unlocking the Performance Benefits of Sparse-Sparse Networks","created":"2021-12-27","cited_by_count":15,"area":null},{"id":"2305.12718","title":"HighLight: Efficient and Flexible DNN Acceleration with Hierarchical Structured Sparsity","created":"2023-05-22","cited_by_count":12,"area":null},{"id":"2302.08687","title":"VEGETA: Vertically-Integrated Extensions for Sparse/Dense GEMM Tile Acceleration on CPUs","created":"2023-02-17","cited_by_count":9,"area":null},{"id":"2202.00774","title":"Accelerating DNN Training with Structured Data Gradient Pruning","created":"2022-02-01","cited_by_count":8,"area":null},{"id":"2202.10015","title":"AI/ML Algorithms and Applications in VLSI Design and Technology","created":"2022-02-21","cited_by_count":5,"area":null},{"id":"2203.11540","title":"Scale-out Systolic Arrays","created":"2022-03-22","cited_by_count":5,"area":null},{"id":"2105.01280","title":"VersaGNN: a Versatile accelerator for Graph neural networks","created":"2021-05-04","cited_by_count":3,"area":null},{"id":"2105.14156","title":"SMASH: Sparse Matrix Atomic Scratchpad Hashing","created":"2021-05-29","cited_by_count":3,"area":null},{"id":"2106.07894","title":"S2Engine: A Novel Systolic Architecture for Sparse Convolutional Neural Networks","created":"2021-06-15","cited_by_count":2,"area":null},{"id":"2104.01303","title":"Tight Compression: Compressing CNN Through Fine-Grained Pruning and Weight Permutation for Efficient Implementation","created":"2021-04-03","cited_by_count":0,"area":null},{"id":"2111.05936","title":"SPA-GCN: Efficient and Flexible GCN Accelerator with an Application for Graph Similarity Computation","created":"2021-11-10","cited_by_count":0,"area":null},{"id":"2410.11553","title":"Efficiera Residual Networks: Hardware-Friendly Fully Binary Weight with 2-bit Activation Model Achieves Practical ImageNet Accuracy","created":"2024-10-15","cited_by_count":0,"area":null},{"id":"2510.24787","title":"ESCA: Enabling Seamless Codec Avatar Execution through Algorithm and Hardware Co-Optimization for Virtual Reality","created":"2025-10-27","cited_by_count":0,"area":null}],"next_cursor":null}