{"total":15,"rows":[{"id":"2109.08957","title":"AI Accelerator Survey and Trends","created":"2021-09-18","cited_by_count":17,"area":null},{"id":"2305.18334","title":"PQA: Exploring the Potential of Product Quantization in DNN Hardware Acceleration","created":"2023-05-25","cited_by_count":6,"area":null},{"id":"2308.03290","title":"FLIQS: One-Shot Mixed-Precision Floating-Point and Integer Quantization Search","created":"2023-08-07","cited_by_count":6,"area":null},{"id":"2311.02758","title":"M4BRAM: Mixed-Precision Matrix-Matrix Multiplication in FPGA Block RAMs","created":"2023-11-05","cited_by_count":5,"area":null},{"id":"2103.05600","title":"unzipFPGA: Enhancing FPGA-based CNN Engines with On-the-Fly Weights Generation","created":"2021-03-09","cited_by_count":4,"area":null},{"id":"2304.03974","title":"BRAMAC: Compute-in-BRAM Architectures for Multiply-Accumulate on FPGAs","created":"2023-04-08","cited_by_count":3,"area":null},{"id":"2408.09209","title":"H2PIPE: High throughput CNN Inference on FPGAs with High-Bandwidth Memory","created":"2024-08-17","cited_by_count":3,"area":null},{"id":"2110.10957","title":"Vis-TOP: Visual Transformer Overlay Processor","created":"2021-10-21","cited_by_count":2,"area":null},{"id":"2310.09145","title":"Lincoln AI Computing Survey (LAICS) Update","created":"2023-10-13","cited_by_count":2,"area":null},{"id":"2404.07188","title":"GCV-Turbo: End-to-end Acceleration of GNN-based Computer Vision Tasks on FPGA","created":"2024-04-10","cited_by_count":2,"area":null},{"id":"2506.03938","title":"FPGA-Enabled Machine Learning Applications in Earth Observation: A Systematic Review","created":"2025-06-04","cited_by_count":2,"area":null},{"id":"2307.13412","title":"Mitigating Memory Wall Effects in CNN Engines with On-the-Fly Weights Generation","created":"2023-07-25","cited_by_count":1,"area":null},{"id":"2403.12981","title":"Beyond Inference: Performance Analysis of DNN Server Overheads for Computer Vision","created":"2024-03-02","cited_by_count":1,"area":null},{"id":"2203.04015","title":"A Compilation Flow for the Generation of CNN Inference Accelerators on FPGAs","created":"2022-03-08","cited_by_count":0,"area":null},{"id":"2308.00127","title":"DiviML: A Module-based Heuristic for Mapping Neural Networks onto Heterogeneous Platforms","created":"2023-07-31","cited_by_count":0,"area":null}],"next_cursor":null}