{"total":75,"rows":[{"id":"2006.16668","title":"GShard: Scaling Giant Models with Conditional Computation and Automatic Sharding","created":"2020-06-30","cited_by_count":1631,"area":"moe"},{"id":"2101.09671","title":"Pruning and Quantization for Deep Neural Network Acceleration: A Survey","created":"2021-01-24","cited_by_count":263,"area":null},{"id":"2106.08962","title":"Efficient Deep Learning: A Survey on Making Deep Learning Models Smaller, Faster, and Better","created":"2021-06-16","cited_by_count":154,"area":null},{"id":"2105.04663","title":"GSPMD: General and Scalable Parallelization for ML Computation Graphs","created":"2021-05-10","cited_by_count":111,"area":null},{"id":"2302.14017","title":"Full Stack Optimization of Transformer Inference: a Survey","created":"2023-02-27","cited_by_count":80,"area":null},{"id":"2509.07506","title":"Astra: A Multi-Agent System for GPU Kernel Performance Optimization","created":"2025-09-09","cited_by_count":51,"area":"agents"},{"id":"2410.20399","title":"ThunderKittens: Simple, Fast, and Adorable AI Kernels","created":"2024-10-27","cited_by_count":36,"area":null},{"id":"2404.19429","title":"Lancet: Accelerating Mixture-of-Experts Training via Whole Graph Computation-Communication Overlapping","created":"2024-04-30","cited_by_count":22,"area":"moe"},{"id":"2212.00824","title":"On-device Training: A First Overview on Existing Systems","created":"2022-12-01","cited_by_count":19,"area":null},{"id":"2205.10364","title":"Learning to Reverse DNNs from AI Programs Automatically","created":"2022-05-20","cited_by_count":12,"area":null},{"id":"2102.13267","title":"LazyTensor: combining eager execution with domain-specific compilers","created":"2021-02-26","cited_by_count":11,"area":null},{"id":"2112.01955","title":"Revisiting Neuron Coverage for DNN Testing: A Layer-Wise and Distribution-Aware Criterion","created":"2021-12-03","cited_by_count":11,"area":null},{"id":"2101.08458","title":"UNIT: Unifying Tensorized Instruction Compilation","created":"2021-01-21","cited_by_count":10,"area":null},{"id":"2202.09947","title":"Coverage-Guided Tensor Compiler Fuzzing with Joint IR-Pass Mutation","created":"2022-02-21","cited_by_count":10,"area":null},{"id":"2102.04199","title":"MetaTune: Meta-Learning Based Cost Model for Fast and Efficient Auto-tuning Frameworks","created":"2021-02-08","cited_by_count":9,"area":null},{"id":"2102.02344","title":"Horizontally Fused Training Array: An Effective Hardware Utilization Squeezer for Training Novel Deep Learning Models","created":"2021-02-03","cited_by_count":7,"area":null},{"id":"2203.05759","title":"Federated Remote Physiological Measurement with Imperfect Data","created":"2022-03-11","cited_by_count":7,"area":null},{"id":"2210.01075","title":"Decompiling x86 Deep Neural Network Executables","created":"2022-10-03","cited_by_count":7,"area":null},{"id":"2210.04024","title":"Demand Layering for Real-Time DNN Inference with Minimized Memory Usage","created":"2022-10-08","cited_by_count":7,"area":null},{"id":"2102.13243","title":"Swift for TensorFlow: A portable, flexible platform for deep learning","created":"2021-02-26","cited_by_count":6,"area":null},{"id":"2202.05048","title":"Quantune: Post-training Quantization of Convolutional Neural Networks using Extreme Gradient Boosting for Fast Deployment","created":"2022-02-10","cited_by_count":6,"area":null},{"id":"2204.09514","title":"Special Session: Towards an Agile Design Methodology for Efficient, Reliable, and Secure ML Systems","created":"2022-04-18","cited_by_count":6,"area":null},{"id":"2105.03215","title":"Bring Your Own Codegen to Deep Learning Compiler","created":"2021-05-03","cited_by_count":5,"area":null},{"id":"2404.17871","title":"Deep Learning Library Testing: Definition, Methods and Challenges","created":"2024-04-27","cited_by_count":5,"area":null},{"id":"2506.18927","title":"From Tiny Machine Learning to Tiny Deep Learning: A Survey","created":"2025-06-21","cited_by_count":5,"area":null},{"id":"2104.05421","title":"NullaNet Tiny: Ultra-low-latency DNN Inference Through Fixed-function Combinational Logic","created":"2021-04-07","cited_by_count":4,"area":null},{"id":"2206.14148","title":"Memory Safe Computations with XLA Compiler","created":"2022-06-28","cited_by_count":4,"area":null},{"id":"2210.00882","title":"MSRL: Distributed Reinforcement Learning with Dataflow Fragments","created":"2022-10-03","cited_by_count":4,"area":null},{"id":"2110.10802","title":"A Data-Centric Optimization Framework for Machine Learning","created":"2021-10-20","cited_by_count":3,"area":null},{"id":"2202.09888","title":"Benchmarking the Linear Algebra Awareness of TensorFlow and PyTorch","created":"2022-02-20","cited_by_count":3,"area":null},{"id":"2203.00448","title":"Memory Planning for Deep Neural Networks","created":"2022-02-23","cited_by_count":3,"area":null},{"id":"2309.06223","title":"Compiled Models, Built-In Exploits: Uncovering Pervasive Bit-Flip Attack Surfaces in DNN Executables","created":"2023-09-12","cited_by_count":3,"area":null},{"id":"2401.12428","title":"CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators","created":"2024-01-23","cited_by_count":3,"area":null},{"id":"2405.08965","title":"MTP: A Meaning-Typed Language Abstraction for AI-Integrated Programming","created":"2024-05-14","cited_by_count":3,"area":null},{"id":"2601.12698","title":"A Two-Stage GPU Kernel Tuner Combining Semantic Refactoring and Search-Based Optimization","created":"2026-01-19","cited_by_count":3,"area":null},{"id":"2103.14949","title":"Automated Backend-Aware Post-Training Quantization","created":"2021-03-27","cited_by_count":2,"area":null},{"id":"2111.00655","title":"Collage: Seamless Integration of Deep Learning Backends with Automatic Placement","created":"2021-11-01","cited_by_count":2,"area":null},{"id":"2207.01260","title":"CPrune: Compiler-Informed Model Pruning for Efficient Target-Aware DNN Execution","created":"2022-07-04","cited_by_count":2,"area":null},{"id":"2306.16601","title":"An Efficient Sparse Inference Software Accelerator for Transformer-based Language Models on CPUs","created":"2023-06-28","cited_by_count":2,"area":null},{"id":"2602.19762","title":"Hexagon-MLIR: An AI Compilation Stack For Qualcomm's Neural Processing Units (NPUs)","created":"2026-02-23","cited_by_count":2,"area":null},{"id":"2104.04576","title":"Compiler Toolchains for Deep Learning Workloads on Embedded Platforms","created":"2021-03-08","cited_by_count":1,"area":null},{"id":"2110.01730","title":"Pre-Quantized Deep Learning Models Codified in ONNX to Enable Hardware/Software Co-Design","created":"2021-10-04","cited_by_count":1,"area":null},{"id":"2205.14465","title":"ByteComp: Revisiting Gradient Compression in Distributed Training","created":"2022-05-28","cited_by_count":1,"area":null},{"id":"2302.06751","title":"OpenHLS: High-Level Synthesis for Low-Latency Deep Neural Networks for Experimental Science","created":"2023-02-13","cited_by_count":1,"area":null},{"id":"2304.05430","title":"Transfer Learning Across Heterogeneous Features For Efficient Tensor Program Generation","created":"2023-04-11","cited_by_count":1,"area":null},{"id":"2309.01825","title":"LoopTune: Optimizing Tensor Computations with Reinforcement Learning","created":"2023-09-04","cited_by_count":1,"area":null},{"id":"2404.12512","title":"Proteus: Preserving Model Confidentiality during Graph Optimizations","created":"2024-04-18","cited_by_count":1,"area":null},{"id":"2404.15833","title":"OpTC -- A Toolchain for Deployment of Neural Networks on AURIX TC3xx Microcontrollers","created":"2024-04-24","cited_by_count":1,"area":null},{"id":"2405.16883","title":"Scorch: A Library for Sparse Deep Learning","created":"2024-05-27","cited_by_count":1,"area":null},{"id":"2505.01892","title":"DiTOX: Fault Detection and Localization in the ONNX Optimizer","created":"2025-05-03","cited_by_count":1,"area":null},{"id":"2509.16248","title":"GraphMend: Code Transformations for Fixing Graph Breaks in PyTorch 2","created":"2025-09-17","cited_by_count":1,"area":null},{"id":"2512.00031","title":"Hardware-Aware Neural Network Compilation with Learned Optimization: A RISC-V Accelerator Approach","created":"2025-11-10","cited_by_count":1,"area":null},{"id":"2604.14825","title":"Nautilus: An Auto-Scheduling Tensor Compiler for Efficient Tiled GPU Kernels","created":"2026-04-16","cited_by_count":1,"area":null},{"id":"2104.03780","title":"Enabling Cross-Domain Communication: How to Bridge the Gap between AI and HW Engineers","created":"2021-04-08","cited_by_count":0,"area":null},{"id":"2201.00194","title":"FamilySeer: Towards Optimized Tensor Codes by Exploiting Computation Subgraph Similarity","created":"2022-01-01","cited_by_count":0,"area":null},{"id":"2208.02808","title":"Leveraging the HW/SW Optimizations and Ecosystems that Drive the AI Revolution","created":"2022-08-04","cited_by_count":0,"area":null},{"id":"2210.08650","title":"Accelerating Transfer Learning with Near-Data Computation on Cloud Object Stores","created":"2022-10-16","cited_by_count":0,"area":null},{"id":"2210.12415","title":"ALT: Boosting Deep Learning Performance by Breaking the Wall between Graph and Operator Level Optimizations","created":"2022-10-22","cited_by_count":0,"area":null},{"id":"2212.10307","title":"Efficient and Sound Differentiable Programming in a Functional Array-Processing Language","created":"2022-12-20","cited_by_count":0,"area":null},{"id":"2304.03013","title":"Tensor Slicing and Optimization for Multicore NPUs","created":"2023-04-06","cited_by_count":0,"area":null},{"id":"2310.10211","title":"GEVO-ML: Optimizing Machine Learning Code with Evolutionary Computation","created":"2023-10-16","cited_by_count":0,"area":null},{"id":"2509.06402","title":"NeuroDeX: Unlocking Diverse Support in Decompiling Deep Neural Network Executables","created":"2025-09-08","cited_by_count":0,"area":null},{"id":"2509.16443","title":"LightCode: Compiling LLM Inference for Photonic-Electronic Systems","created":"2025-09-19","cited_by_count":0,"area":null},{"id":"2510.24035","title":"GraphNet: A Large-Scale Computational Graph Dataset for Tensor Compiler Research","created":"2025-10-28","cited_by_count":0,"area":null},{"id":"2602.01996","title":"Optimizing Tensor Train Decomposition in DNNs for RISC-V Architectures Using Design Space Exploration and Compiler Optimizations","created":"2026-02-02","cited_by_count":0,"area":null},{"id":"2602.08060","title":"Compiler-Assisted Speculative Sampling for Accelerated LLM Inference on Heterogeneous Edge Devices","created":"2026-02-08","cited_by_count":0,"area":"inference"},{"id":"2604.07526","title":"From LLM to Silicon: RL-Driven ASIC Architecture Exploration for On-Device AI Inference","created":"2026-04-08","cited_by_count":0,"area":null},{"id":"2604.16498","title":"Forge-UGC: FX optimization and register-graph engine for universal graph compiler","created":"2026-04-14","cited_by_count":0,"area":null},{"id":"2605.13647","title":"FlowCompile: An Optimizing Compiler for Structured LLM Workflows","created":"2026-05-13","cited_by_count":0,"area":null},{"id":"2606.10937","title":"Provenance Tracking in AI Compilers through the Lens of Coalgebra","created":"2026-06-09","cited_by_count":0,"area":null},{"id":"2607.16555","title":"Mitigating Compiler Fusion-Induced Power Bursts in Mobile NPU Inference as the Battery Depletes","created":"2026-07-17","cited_by_count":0,"area":null},{"id":"2608.01563","title":"Meganeura: Portable GPU Training and Inference through Vulkan and Metal","created":"2026-08-03","cited_by_count":0,"area":null},{"id":"2609.20677","title":"RISC-V and machine learning: a survey","created":"2026-09-17","cited_by_count":0,"area":null},{"id":"2609.37916","title":"RLX: A Unified Multi-Backend Tensor Compiler and Distributed Runtime in Rust","created":"2026-09-29","cited_by_count":0,"area":null},{"id":"2610.15808","title":"Grounding Deep Learning Framework Testing in Data Flow","created":"2026-10-11","cited_by_count":0,"area":null}],"next_cursor":null}