{"total":25,"rows":[{"id":"2305.13243","title":"Chip-Chat: Challenges and Opportunities in Conversational Hardware Design","created":"2023-05-22","cited_by_count":140,"area":null},{"id":"2102.03357","title":"Machine Learning for Electronic Design Automation: A Survey","created":"2021-01-10","cited_by_count":72,"area":null},{"id":"2102.07952","title":"A Survey of Machine Learning for Computer Architecture and Systems","created":"2021-02-16","cited_by_count":53,"area":null},{"id":"2110.11292","title":"OpenABC-D: A Large-Scale Dataset For Machine Learning Guided Integrated Circuit Synthesis","created":"2021-10-21","cited_by_count":30,"area":null},{"id":"2111.06178","title":"BOiLS: Bayesian Optimisation for Logic Synthesis","created":"2021-11-11","cited_by_count":18,"area":null},{"id":"2201.08455","title":"LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models","created":"2022-01-20","cited_by_count":7,"area":null},{"id":"2304.04716","title":"RESPECT: Reinforcement Learning based Edge Scheduling on Pipelined Coral Edge TPUs","created":"2023-04-10","cited_by_count":7,"area":null},{"id":"2406.06593","title":"Differentiable Combinatorial Scheduling at Scale","created":"2024-06-06","cited_by_count":6,"area":null},{"id":"2311.05722","title":"Verilog-to-PyG -- A Framework for Graph Learning and Augmentation on RTL Designs","created":"2023-11-09","cited_by_count":5,"area":null},{"id":"2403.13838","title":"Circuit Transformer: A Transformer That Preserves Logical Equivalence","created":"2024-03-14","cited_by_count":5,"area":null},{"id":"2302.06415","title":"AISYN: AI-driven Reinforcement Learning-Based Logic Synthesis Framework","created":"2023-02-08","cited_by_count":4,"area":null},{"id":"2308.11652","title":"Accelerating Exact Combinatorial Optimization via RL-based Initialization -- A Case Study in Scheduling","created":"2023-08-19","cited_by_count":4,"area":null},{"id":"2305.13164","title":"INVICTUS: Optimizing Boolean Logic Circuit Synthesis via Synergistic Learning and Search","created":"2023-05-22","cited_by_count":3,"area":null},{"id":"2205.07614","title":"Rethinking Reinforcement Learning based Logic Synthesis","created":"2022-05-16","cited_by_count":2,"area":null},{"id":"2401.10753","title":"BoolGebra: Attributed Graph-learning for Boolean Algebraic Manipulation","created":"2024-01-19","cited_by_count":2,"area":null},{"id":"2408.09858","title":"ShortCircuit: AlphaZero-Driven Circuit Design","created":"2024-08-19","cited_by_count":2,"area":null},{"id":"2204.02368","title":"Too Big to Fail? Active Few-Shot Learning Guided Logic Synthesis","created":"2022-04-05","cited_by_count":1,"area":null},{"id":"2204.09579","title":"A Survey and Perspective on Artificial Intelligence for Security-Aware Electronic Design Automation","created":"2022-04-19","cited_by_count":1,"area":null},{"id":"2207.11437","title":"The prediction of the quality of results in Logic Synthesis using Transformer and Graph Neural Networks","created":"2022-07-23","cited_by_count":1,"area":null},{"id":"2310.10560","title":"Towards the Imagenets of ML4EDA","created":"2023-10-16","cited_by_count":1,"area":null},{"id":"2410.06460","title":"A Benchmark on Directed Graph Representation Learning in Hardware Designs","created":"2024-10-09","cited_by_count":1,"area":null},{"id":"2506.10577","title":"Graph Neural Networks for Automatic Addition of Optimizing Components in Printed Circuit Board Schematics","created":"2025-06-12","cited_by_count":1,"area":null},{"id":"2203.10597","title":"The Dark Side: Security Concerns in Machine Learning for EDA","created":"2022-03-20","cited_by_count":0,"area":null},{"id":"2403.00103","title":"On Robustness and Generalization of ML-Based Congestion Predictors to Valid and Imperceptible Perturbations","created":"2024-02-29","cited_by_count":0,"area":null},{"id":"2508.08073","title":"ELF: Efficient Logic Synthesis by Pruning Redundancy in Refactoring","created":"2025-08-11","cited_by_count":0,"area":null}],"next_cursor":null}