{"total":16,"rows":[{"id":"2101.09671","title":"Pruning and Quantization for Deep Neural Network Acceleration: A Survey","created":"2021-01-24","cited_by_count":263,"area":null},{"id":"2102.11062","title":"On the Effects of Quantisation on Model Uncertainty in Bayesian Neural Networks","created":"2021-02-22","cited_by_count":8,"area":null},{"id":"2112.02834","title":"A Generalized Zero-Shot Quantization of Deep Convolutional Neural Networks via Learned Weights Statistics","created":"2021-12-06","cited_by_count":6,"area":null},{"id":"2101.08339","title":"Learning Ultrasound Rendering from Cross-Sectional Model Slices for Simulated Training","created":"2021-01-20","cited_by_count":3,"area":null},{"id":"2107.12824","title":"A Low-Cost Neural ODE with Depthwise Separable Convolution for Edge Domain Adaptation on FPGAs","created":"2021-07-27","cited_by_count":2,"area":null},{"id":"2211.04598","title":"Reducing Down(stream)time: Pretraining Molecular GNNs using Heterogeneous AI Accelerators","created":"2022-11-08","cited_by_count":2,"area":null},{"id":"2103.14493","title":"RCT: Resource Constrained Training for Edge AI","created":"2021-03-26","cited_by_count":1,"area":null},{"id":"2309.01945","title":"On-Chip Hardware-Aware Quantization for Mixed Precision Neural Networks","created":"2023-09-05","cited_by_count":1,"area":null},{"id":"2407.16174","title":"Pixel Embedding: Fully Quantized Convolutional Neural Network with Differentiable Lookup Table","created":"2024-07-23","cited_by_count":1,"area":null},{"id":"2408.14055","title":"HAPM -- Hardware Aware Pruning Method for CNN hardware accelerators in resource constrained devices","created":"2024-08-26","cited_by_count":1,"area":null},{"id":"2505.12292","title":"SpikeX: Exploring Accelerator Architecture and Network-Hardware Co-Optimization for Sparse Spiking Neural Networks","created":"2025-05-18","cited_by_count":1,"area":null},{"id":"2105.07131","title":"Hardware Synthesis of State-Space Equations; Application to FPGA Implementation of Shallow and Deep Neural Networks","created":"2021-05-15","cited_by_count":0,"area":null},{"id":"2301.06180","title":"Secure Video Streaming Using Dedicated Hardware","created":"2023-01-15","cited_by_count":0,"area":null},{"id":"2304.08211","title":"Dynamically Reconfigurable Variable-precision Sparse-Dense Matrix Acceleration in Tensorflow Lite","created":"2023-04-17","cited_by_count":0,"area":null},{"id":"2402.04274","title":"FPGA Deployment of LFADS for Real-time Neuroscience Experiments","created":"2024-02-02","cited_by_count":0,"area":null},{"id":"2404.04587","title":"Neuroevolving Electronic Dynamical Networks","created":"2024-04-06","cited_by_count":0,"area":null}],"next_cursor":null}