{"total":15,"rows":[{"id":"2104.14517","title":"Brain-inspired computing: We need a master plan","created":"2021-04-29","cited_by_count":51,"area":null},{"id":"2106.09144","title":"FORMS: Fine-grained Polarized ReRAM-based In-situ Computation for Mixed-signal DNN Accelerator","created":"2021-06-16","cited_by_count":12,"area":null},{"id":"2109.01262","title":"On the Accuracy of Analog Neural Network Inference Accelerators","created":"2021-09-03","cited_by_count":10,"area":null},{"id":"2305.18416","title":"Examining the Role and Limits of Batchnorm Optimization to Mitigate Diverse Hardware-noise in In-memory Computing","created":"2023-05-28","cited_by_count":5,"area":null},{"id":"2205.07372","title":"Effect of Batch Normalization on Noise Resistant Property of Deep Learning Models","created":"2022-05-15","cited_by_count":2,"area":null},{"id":"2207.07886","title":"An Experimental Evaluation of Machine Learning Training on a Real Processing-in-Memory System","created":"2022-07-16","cited_by_count":2,"area":null},{"id":"2211.15925","title":"Device Modeling Bias in ReRAM-based Neural Network Simulations","created":"2022-11-29","cited_by_count":1,"area":null},{"id":"2408.12767","title":"When In-memory Computing Meets Spiking Neural Networks -- A Perspective on Device-Circuit-System-and-Algorithm Co-design","created":"2024-08-22","cited_by_count":1,"area":null},{"id":"2106.12810","title":"A Construction Kit for Efficient Low Power Neural Network Accelerator Designs","created":"2021-06-24","cited_by_count":0,"area":null},{"id":"2211.05730","title":"NEON: Enabling Efficient Support for Nonlinear Operations in Resistive RAM-based Neural Network Accelerators","created":"2022-11-10","cited_by_count":0,"area":null},{"id":"2309.06449","title":"Quantized Non-Volatile Nanomagnetic Synapse based Autoencoder for Efficient Unsupervised Network Anomaly Detection","created":"2023-09-12","cited_by_count":0,"area":null},{"id":"2402.09792","title":"System-level Impact of Non-Ideal Program-Time of Charge Trap Flash (CTF) on Deep Neural Network","created":"2024-02-15","cited_by_count":0,"area":null},{"id":"2512.17299","title":"M2RU: Memristive Minion Recurrent Unit for On-Chip Continual Learning at the Edge","created":"2025-12-19","cited_by_count":0,"area":null},{"id":"2602.16075","title":"DARTH-PUM: A Hybrid Processing-Using-Memory Architecture","created":"2026-02-17","cited_by_count":0,"area":null},{"id":"2609.11713","title":"A Time-Based Readout for Vector-Matrix Multiplication in Fully Analog Memristive SNNs","created":"2026-09-10","cited_by_count":0,"area":null}],"next_cursor":null}